aMTPxxM

Datasheet

Multi-time program voice IC

APLUS INTEGRATED CIRCUITS INC.

Address:

3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei, Taiwan 115, R.O.C.

TEL:

886-2-2782-9266

FAX:

886-2-2782-9255

WEBSITE:

http://www.aplusinc.com.tw

Technology E-mail:

service@aplusinc.com.tw

Sales E-mail:

sales@aplusinc.com.tw




■ FEATURES

- Standard CMOS process.
- 8-bit PCM voice quality.
- Support 6KHz to 20KHz sampling.
- Support multi-sampling voice in one chip.
- 660 sec voice length at 6KHz sampling or 200 sec voice length at 20KHz sampling.
- Up to 100,000 time for ROM program/erase cycles.
- Combination of voice building blocks to extend playback duration.
- Table entries are available for voice slice combinations.
- Five standard triggering modes are available (controlled by software):
 - ◆ Key Trigger
 - ◆ Sequential
 - ◆ CPU Parallel
 - ◆ CPU Serial
 - ◆ MP3
- Voice section trigger options: Edge / Level; Hold / Un-hold; Retrigger / Non-retrigger.
- Built-in oscillator with fixed Rosc, software control sampling frequency
- $2.7V \sim 3.6V$ single power supply and < 15uA stand-by current.
- PWM Vout1 and Vout2 drive speaker directly.
- D/A COUT with ramp-up ramp-down option to drive speaker through external BJT or amplifier.
- RSTB provides external controlled reset to the chip.

DESCRIPTION

Aplus' aMTPxxM series is multi-time program voice IC. It is fabricated with Standard CMOS process with voice storage flash memory. Offer five trigger modes: Key trigger mode, sequential mode, CPU parallel mode, CPU serial mode and MP3 mode, facilitate different user interface. User selectable triggering and output signal options provide maximum flexibility to various applications. External resistor ROSC control oscillator, 8-bit resolution current mode D/A output and PWM direct speaker driving minimize the number of external components.

■ PIN CONFIGURATION



aMTP32M





■ PIN CONFIGURATION

Pin Names	Description
VOUT1	PWM output to drive speaker directly
VOUT2	PWM output to drive speaker directly
VOU12	D/A current output
VSS	
VSSA	Ground
VSSB	
OSC	Oscillator input
VDD	
VDDA	Supply voltage
VDDB	
VPP	Supply voltage for firmware programming
/HOLD	Data memory hold
/WP	Data memory write protect
CE-A, CE-B	Data memory enable
SCK-A, SCK-B	Data memory serial data clock
SO-A, SO-B	Data memory serial data output
SI-A, SI-B	Data memory serial data input
PB0~PB3	I/O Port-B
PD0~PD2	I/O Port-D
PE0~PE2	I/O Port-E
PF0~PF2	I/O Port-F
RSTB	Low active reset pin

Pins for data memory programming are: VDDB, VSSB, WP, HOLD, CE-B, SCK-B, SI-B, SO-B and RSTB.

■ TRIGGER MODES

There are five trigger modes available for aMTP32M series:

- Key Trigger
- Sequential
- CPU Parallel
- CPU Serial
- MP3

Below lists the how many I/Os will be use and simple description for every modes:

		Inp Pi			imum tion	Busy	Random Section	Section Option
		28pin 44pin 28pin 44pin		Output	Trigger	Support		
	Key Trigger	6	9	31	57	Yes	Yes	Yes
o o	Sequential	1	1	256	256	Yes	No	Yes
Mode	CPU Parallel Trigger	6	9	32	256	Yes	Yes	Yes
	CPU Serial Command	2	2	256	256	Yes	Yes	No
	MP3	5	5	256	256	Yes	No	No

Key Trigger Mode

Support simple random voice trigger. Can play up to 31(when use 6 **TG** pin) or 57 voice section (when use 8 **TG** pin) by key combination. It also provides a **BUSY** output, the **BUSY** pin will output VIH when voice playing.

When Section Option pin is V_{IL} , up to 31 Voice Sections can be triggered by 6 TG pins showing at Table 1.


When Section Option pin is V_{IH} , up to 57 Voice Sections can be triggered by 8 TG pins showing at Table 2.

Section Option pin default is V_{IL}.

♦ Pin Defined

Pin Name	PB0	PB1	PB2	PB3
Description	TG	TG	TG	TG
Pin Name	PD0	PD1	PD2	
Description	BUSY	TG	TG	
Pin Name	PE0	PE1	PE2	PE3
Pin Name Description	PE0 N.C.	PE1	PE2 N.C.	PE3

♦ Example



◆ Trigger Table

				TG Pin			
		PB0	PB1	PB2	PB3	PD1	PD2
	0	HIGH	NC	NC	NC	NC	NC
	1	NC	HIGH	NC	NC	NC	NC
	2	NC	NC	HIGH	NC	NC	NC
	3	NC	NC	NC	HIGH	NC	NC
	4	NC	NC	NC	NC	HIGH	NC
lon	5	NC	NC	NC	NC	NC	HIGH
Voice Section	6	HIGH	HIGH	NC	NC	NC	NC
ce S	7	NC	HIGH	HIGH	NC	NC	NC
Voi	8	NC	NC	HIGH	HIGH	NC	NC
	9	NC	NC	NC	HIGH	HIGH	NC
	10	NC	NC	NC	NC	HIGH	HIGH
	11	HIGH	NC	NC	NC	NC	HIGH
	12	HIGH	HIGH	HIGH	NC	NC	NC
	13	NC	HIGH	HIGH	HIGH	NC	NC
	14	NC	NC	HIGH	HIGH	HIGH	NC

				TG Pin			
		PB0	PB1	PB2	PB3	PD1	PD2
	15	NC	NC	NC	HIGH	HIGH	HIGH
	16	HIGH	NC	NC	NC	HIGH	HIGH
	17	HIGH	HIGH	NC	NC	NC	HIGH
	18	HIGH	HIGH	HIGH	HIGH	NC	NC
	19	NC	HIGH	HIGH	HIGH	HIGH	NC
	20	NC	NC	HIGH	HIGH	HIGH	HIGH
Voice Section	21	HIGH	NC	NC	HIGH	HIGH	HIGH
Sec	22	HIGH	HIGH	NC	NC	HIGH	HIGH
oice	23	HIGH	HIGH	HIGH	NC	NC	HIGH
X	24	HIGH	HIGH	HIGH	HIGH	HIGH	NC
	25	NC	HIGH	HIGH	HIGH	HIGH	HIGH
	26	HIGH	NC	HIGH	HIGH	HIGH	HIGH
	27	HIGH	HIGH	NC	HIGH	HIGH	HIGH
	28	HIGH	HIGH	HIGH	NC	HIGH	HIGH
	29	HIGH	HIGH	HIGH	HIGH	NC	HIGH
	30	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH

Table 1. Trigger Table When Section Option Is $V_{\mbox{\scriptsize IL}}$

				7	G PIN				
		PB0	PB1	PB2	PB3	PD1	PD2	PF2	PF3
	0	HIGH	NC	NC	NC	NC	NC	NC	NC
	1	NC	HIGH	NC	NC	NC	NC	NC	NC
	2	NC	NC	HIGH	NC	NC	NC	NC	NC
	3	NC	NC	NC	HIGH	NC	NC	NC	NC
	4	NC	NC	NC	NC	HIGH	NC	NC	NC
	5	NC	NC	NC	NC	NC	HIGH	NC	NC
	6	NC	NC	NC	NC	NC	NC	HIGH	NC
	7	NC	NC	NC	NC	NC	NC	NC	HIGH
	8	HIGH	HIGH	NC	NC	NC	NC	NC	NC
	9	NC	HIGH	HIGH	NC	NC	NC	NC	NC
	10	NC	NC	HIGH	HIGH	NC	NC	NC	NC
	11	NC	NC	NC	HIGH	HIGH	NC	NC	NC
_	12	NC	NC	NC	NC	HIGH	HIGH	NC	NC
tion	13	NC	NC	NC	NC	NC	HIGH	HIGH	NC
Voice Section	14	NC	NC	NC	NC	NC	NC	HIGH	HIGH
oice	15	HIGH	NC	NC	NC	NC	NC	NC	HIGH
	16	HIGH	HIGH	HIGH	NC	NC	NC	NC	NC
	17	NC	HIGH	HIGH	HIGH	NC	NC	NC	NC
	18	NC	NC	HIGH	HIGH	HIGH	NC	NC	NC
	19	NC	NC	NC	HIGH	HIGH	HIGH	NC	NC
	20	NC	NC	NC	NC	HIGH	HIGH	HIGH	NC
	21	NC	NC	NC	NC	NC	HIGH	HIGH	HIGH
	22	HIGH	NC	NC	NC	NC	NC	HIGH	HIGH
	23	HIGH	HIGH	NC	NC	NC	NC	NC	HIGH
	24	HIGH	HIGH	HIGH	HIGH	NC	NC	NC	NC
	25	NC	HIGH	HIGH	HIGH	HIGH	NC	NC	NC
	26	NC	NC	HIGH	HIGH	HIGH	HIGH	NC	NC
	27	NC	NC	NC	HIGH	HIGH	HIGH	HIGH	NC
	28	NC	NC	NC	NC	HIGH	HIGH	HIGH	HIGH
	29	HIGH	NC	NC	NC	NC	HIGH	HIGH	HIGH

		_		Т	G PIN				
		PB0	PB1	PB2	PB3	PD1	PD2	PF2	PF3
	30	HIGH	HIGH	NC	NC	NC	NC	HIGH	HIGH
	31	HIGH	HIGH	HIGH	NC	NC	NC	NC	HIGH
	32	HIGH	HIGH	HIGH	HIGH	HIGH	NC	NC	NC
	33	NC	HIGH	HIGH	HIGH	HIGH	HIGH	NC	NC
	34	NC	NC	HIGH	HIGH	HIGH	HIGH	HIGH	NC
	35	NC	NC	NC	HIGH	HIGH	HIGH	HIGH	HIGH
	36	HIGH	NC	NC	NC	HIGH	HIGH	HIGH	HIGH
	37	HIGH	HIGH	NC	NC	NC	HIGH	HIGH	HIGH
	38	HIGH	HIGH	HIGH	NC	NC	NC	HIGH	HIGH
	39	HIGH	HIGH	HIGH	HIGH	NC	NC	NC	HIGH
	40	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	NC	NC
00	41	NC	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	NC
Voice Section	42	NC	NC	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
ce S	43	HIGH	NC	NC	HIGH	HIGH	HIGH	HIGH	HIGH
Voi	44	HIGH	HIGH	NC	NC	HIGH	HIGH	HIGH	HIGH
	45	HIGH	HIGH	HIGH	NC	NC	HIGH	HIGH	HIGH
	46	HIGH	HIGH	HIGH	HIGH	NC	NC	HIGH	HIGH
	47	HIGH	HIGH	HIGH	HIGH	HIGH	NC	NC	HIGH
	48	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	NC
	49	NC	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
	50	HIGH	NC	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
	51	HIGH	HIGH	NC	HIGH	HIGH	HIGH	HIGH	HIGH
	52	HIGH	HIGH	HIGH	NC	HIGH	HIGH	HIGH	HIGH
	53	HIGH	HIGH	HIGH	HIGH	NC	HIGH	HIGH	HIGH
	54	HIGH	HIGH	HIGH	HIGH	HIGH	NC	HIGH	HIGH
	55	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	NC	HIGH
	56	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH

Table 1. Trigger Table When Section Option Is V_{IH}

Sequential Mode


Support play up to 256 voice section sequentially by 1 TG pin. It also provides a BUSY output, the BUSY pin will output V_{IH} when voice playing.

When **TG** pin rising edge, chip will play voice. Rising edge again, then play next voice section. When last voice section is played, chip will return to voice section 0.

◆ Pin Defined

Pin Name	PB0	PB1	PB2	PB3
Description	TG	N.C.	N.C.	N.C.
Pin Name	PD0	PD1	PD2	
Description	BUSY	N.C.	N.C.	
Pin Name	PE0	PE1	PE2	PE3
Pin Name Description	PE0 N.C.	PE1 N.C.	PE2 N.C.	PE3 N.C.

♦ Example



Ver 1.0 11/33 12/23/2011

• CPU Parallel Mode

♦ Summary

Support up to 256 voice section random play by 8 **Addr** pins and a **TG** pin. User assign voice section by **Addr** pins, and voice will play when **TG** pin rising edge. It also provides a **BUSY** output, the **BUSY** pin will output V_{IH} when voice playing.

♦ Pin Defined


Pin Name	PB0	PB1	PB2	PB3
Description	Addr[0]	Addr[1]	Addr[2]	Addr[3]
Pin Name	PD0	PD1	PD2	
Description	BUSY	Addr[4]	Trigger	
Pin Name	PE0	PE1	PE2	PE3
Description	N.C.	N.C.	N.C.	N.C.
Description Pin Name	N.C.	N.C.	N.C.	N.C.

P.S.

- 1. Addr[0] ~ Addr[7] are Section number in binary digit.
- 2. Addr[0] is the LSB (least signification bit), Addr[7] is the MSB (most signification bit).

Ver 1.0 12/33 12/23/2011

♦ Example



 $Addr[7] \sim Addr[0] = 000000000 => Play Section #0$

 $Addr[7] \sim Addr[0] = 00000001 => Play Section #1$

..

Addr[7] ~ Addr[0]= 111111110 => Play Section #254

Addr[7] ~ Addr[0]= 111111111 => Play Section #255


CPU Serial Mode

The CPU serial mode is designed for CPU interface. The host CPU can send data to control aMTPxxM. **Serial Clock** and **Serial Data** are used to input section number. **BUSY** is output from the chip to the host CPU for feedback response. Maximum 256 voice section are available.

Pin Defined

Pin Name	PB0	PB1	PB2	PB3
Description	Serial Clock	Serial Data	N.C.	N.C.
Pin Name	PD0	PD1	PD2	
Description	BUSY	N.C.	N.C.	
Pin Name	PE0	PE1	PE2	PE3
Pin Name Description	PE0 N.C.	PE1 N.C.	PE2 N.C.	PE3 N.C.

♦ Example



Ver 1.0 14/33 12/23/2011

MP3 Mode

User can start to play the voice or pause current voice by **Play/Pause** pin, and forward or backward play by **Forward** pin or **Backward** pin, up to 256 Voice Sections.


User can enable repeat function by **Repeat Enable** pin. When repeat enable, it will loop play the current voice section by **Repeat Ranges** pin is V_{IL}; It will loop play all the voice section sequentially by **Repeat Range** pin is V_{IH}.


Repeat Enable pin and Repeat Range pin default is V_{IL}.


♦ Pin Defined

Pin Name	PB0	PB1	PB2	PB3
Description	Forward	Play Pause	Backward	N.C.
Pin Name	PD0	PD1	PD2	
Description	BUSY	Repeat Enable	Repeat Range	
Pin Name	PE0	PE1	PE2	PE3
Description	N.C.	N.C.	N.C.	N.C.
Pin Name	PF0	PF1	PF2	PF3
Description	N.C.	N.C.	N.C.	N.C.

♦ Example







■ RAMP UP / RAPM DOWN

When playback in DAC, Ramp Up /Ramp Down will enabled. This function eliminates the 'POP' noise at the begin and end of voice playback.




Fig. 1 Ramp-up-down Enable

■ VOICE TABLE

One voice section can include many voice slices. User can use voice slices to save memory usage. For example, we have 3 voice file store in the memory:

File 1: "How are You?"

File 2: Sound Effect

File 3: Music

Voice slices are grouped together using Voice Table to form Voice Section for playback:

Voice Section No.	Voice Group Contents	Voice Table Entries
Section 0	"How are You?	File 1.
Section 1	Sound Effect + "How are You?"	File 2, File 1.
Section 2	"How are You?" + Music	File 1, File 3.
Section 3	Music	File 3.

Ver 1.0 17/33 12/23/2011

■ SECTION OPIONS

In Key, Sequential and CPU parallel mode, the software provide selectable options that affect each individual group are called "Section Options". They are:

- Edge or Level trigger
- Unholdable or Holdable trigger
- Re-triggerable or non-retriggerable

Fig. 2 to Fig. 7 show the voice playback with different combination of triggering mode and the relationship between outputs and voice playback.




Fig. 2 Level, Unholdable, Non-retriggerable




Fig. 3 Level Holdable




Fig. 4 SBT sequential trigger with Level Holdable and Unholdable




Fig. 5 Edge, Unholdable, Non-retrigger




Fig. 6 Edge, Holdable





Fig. 7 SBT sequential trigger with Edge Holdable and Unholdable


Ver 1.0 19/33 12/23/2011

■ TRIGGER TIMING



Key Trigger, Sequential, CPU Parallel and MP3 Mode


Symbol	Parameter	Min.	Тур.	Max	Unit
t_{KD}	Trigger debounce time	20	_	_	mS
tKDD	Trigger delay after ramp down	_	0	_	mS
tUP	Ramp up time	0	32	_	mS
t_{DN}	Ramp down time	0	_	64	mS
t _{BS}	BUSY output set up time	0	_	1	mS
t _{BH}	BUSY output set down time	0	_	1	mS
t _{ASH}	Address set-up / hold time	1	_		mS



CPU Serial Mode

Symbol	Parameter	Min.	Тур.	Max	Unit
T_{SD}	Serial data stay / hold time	/ hold time 1		_	us
T _{RAMPH}	Ramp up time	е — —		64	ms
T _{RAMPL}	Ramp down time	_		64	ms
T _{BUSYH}	BUSY output set up time	_	_	1	ms
T _{BUSYL}	BUSY output set down time	_	_	1	ms

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Unit
$ m V_{DD}$ - $ m V_{SS}$	-0.5 ~ +4.0	V
V _{IN}	V_{SS} - 0.3< V_{IN} < V_{DD} + 0.3	V
V _{OUT}	V _{SS} <v<sub>OUT<v<sub>DD</v<sub></v<sub>	V
T (Operating):	0 ~ +85	$^{\circ}\!\mathrm{C}$
T (Junction)	-40 ~ +125	$^{\circ}\!\mathrm{C}$
T (Storage)	-55 ~ +125	$^{\circ}\! \mathbb{C}$

■ DC CHARACTERISTICS


(TA = 0 to 70° C, VDD = 3.0V, VSS = 0V.)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V _{DD}	Operating Voltage	2.7	3.0	3.6	V	
I_{SB}	Standby current		10	15	μΑ	I/O properly terminated
IOP	Operating current	_	17	22	mA	I/O properly terminated
v_{IH}	"H" Input Voltage	2.7	3.0	3.5	V	V _{DD} =3.0V
$v_{\rm IL}$	"L" Input Voltage	-0.5	0	0.3	V	V _{DD} =3.0V
I _{VOUTL} N	V _{OUT} low O/P Current (Normal Volume)		130		mA	Vout=1.0V
I _{VOUTL} H	V _{OUT} low O/P Current (High Volume)		200		mA	Vout=1.0V
I _{VOUTH} _ N	V _{OUT} high O/P Current (Normal Volume)	_	-130		mA	Vout=2.0V
I _{VOUTH} _ H	V _{OUT} high O/P Current (High Volume)		-200		mA	Vout=2.0V
ICO	C _{OUT} O/P Current		-2		mA	Data = 80h
IOH	O/P High Current		-10		mA	V _{OH} =2.5V
IOL	O/P Low Current		17		mA	V _{OL} =0.3V
R _{OSC}	Oscillator resistance	200K		240K	Ω	Built-in oscillator adjust
RN _{VOUT}	VOUT pull-down resistance		100K		Ω	VOUT pin set to internal pull-down

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
RNPIO	Programmable IO pin pull-down resistance	_	1M		Ω	PBx, PCx, PDx, PEx set to internal pull-down
RUPIO	Programmable IO pin pull-up resistance	3.3K	4.7K		Ω	PBx, PCx, PDx, PEx set to internal pull-up
ΔFs/Fs	Frequency stability	-3		+3	%	$V_{DD} = 3V + /- 0.4V$
ΔFc/Fc	Chip to chip Frequency Variation	-5		+5	%	Also apply to lot to lot variation


■ TYPICAL APPLICATIONS

Key Trigger Mode



Using 3.0V Battery And Key Trigger With PWM Driver Speaker

Ver 1.0 25/33 12/23/2011




Using 4.5V Battery And Key Trigger With DAC Driver Speaker

Note

- 1. PB0, PB1, PB2, PB3, PD1, PD2, PF2, PF3 are trigger pins (input).
- 2. PF0 is trigger option select pin (input).
- 3. PD0 is busy pin (output).
- 4. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.
- 5. R1 is optional for fast discharge of C1, C2, C3 and Crst when power off.

Sequential Mode




Using 4.5V Battery And Sequential Trigger With DAC Driver Speaker

Note

- 1. PB0 is trigger input pin (input).
- 2. PD0 is busy pin (output).
- 3. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.
- 4. R1 is optional for fast discharge of C1, C2, C3 and Crst when power off.

Ver 1.0 27/33 12/23/2011

• CPU Parallel Mode




Using 3.3V Supply And CPU Parallel Trigger With DAC Driver Speaker

Note

- 1. PB0, PB1, PB2, PB3, PD1, PF1, PF2, PF3 are address pins (input).
- 2. PD2 is trigger pin (input).
- 3. PD0 is busy pin (output).
- 4. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.

Ver 1.0 28/33 12/23/2011

• CPU Serial Mode




Using 3.3V Supply And CPU Serial Trigger With DAC Driver Speaker

Note

- 1. PB0 is serial clock pin (input).
- 2. PB1 is serial data pin (input).
- 3. PD0 is busy pin (output).
- 4. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.

Ver 1.0 29/33 12/23/2011

MP3 Mode




Using 4.5V Battery And MP3 Mode Trigger With DAC Driver Speaker

Note

- 1. PB0 is forward pin (input).
- 2. PB1 is play / pause pin (input).
- 3. PB2 is backward pin (input).
- 4. PD1 is repeat enable option pin (input).
- 5. PD2 is repeat mode select pin (input).
- 6. PD0 is busy pin (output).
- 7. C1, C2 and C3 must be connected directly on the VDD, VDDA, VDDB and VSS, VSSA, VSSB pins of the chip.
- 8. R1 is optional for fast discharge of C1, C2, C3 and Crst when power off.


■ Package Information

• DIP 28-PIN



■ Package Information

SOP 28-PIN



■ HISTORY

Ver 1.0 2011/12/07

The $\mathbf{1}^{\text{st}}$ version datasheet for aMTPxxM.