











#### SN54HCT244, SN74HCT244

SCLS175E -MONTH 2003-REVISED AUGUST 2016

# SNx4HCT244 Octal Buffers and Line Drivers With 3-State Outputs

#### **Features**

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current Outputs Drive up to 15 LSTTL Loads
- Low Power Consumption: 80-µA Maximum I<sub>CC</sub>
- Typical  $t_{pd} = 13 \text{ ns}$
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 µA Maximum
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines and Buffer Memory Address Registers

## 2 Applications

- Servers
- LED Displays
- **Network Switches**
- Telecom Infrastructure
- Motor Drivers
- I/O Expanders

## 3 Description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clockdrivers, and bus-oriented receivers and The SNx4HCT244 transmitters. devices organized as two 4-bit buffers or drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.


### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74HCT244DB	SSOP (20)	7.20 mm × 5.30 mm
SN74HCT244DW	SOIC (20)	12.80 mm × 7.50 mm
SN74HCT244N	PDIP (20)	24.33 mm × 6.35 mm
SN74HCT244NS	SO (20)	12.60 mm × 5.30 mm
SN74HCT244PW	TSSOP (20)	6.50 mm × 4.40 mm
CNE 4LICTO44	CDIP (20)	24.20 mm × 6.92 mm
SN54HCT244	LCCC (20)	8.89 mm × 8.89 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

### Logic Diagram (Positive Logic)





Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1		8.3 Feature Description	9
2	Applications 1		8.4 Device Functional Modes	9
3	Description 1	9	Application and Implementation	10
4	Revision History2		9.1 Application Information	10
5	Pin Configuration and Functions3		9.2 Typical Application	10
6	Specifications4	10	Power Supply Recommendations	11
•	6.1 Absolute Maximum Ratings 4	11	Layout	11
	6.2 ESD Ratings		11.1 Layout Guidelines	11
	6.3 Recommended Operating Conditions 4		11.2 Layout Example	11
	6.4 Thermal Information	12	Device and Documentation Support	12
	6.5 Electrical Characteristics		12.1 Documentation Support	12
	6.6 Switching Characteristics: C <sub>L</sub> = 50 pF 6		12.2 Related Links	12
	6.7 Switching Characteristics: C <sub>L</sub> = 150 pF 6		12.3 Receiving Notification of Documentation Updates	12
	6.8 Operating Characteristics		12.4 Community Resource	12
	6.9 Typical Characteristics		12.5 Trademarks	12
7	Parameter Measurement Information 8		12.6 Electrostatic Discharge Caution	12
8	Detailed Description9		12.7 Glossary	12
•	8.1 Overview	13	Mechanical, Packaging, and Orderable	40
	8.2 Functional Block Diagram9		Information	12

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision D (August 2013) to Revision E

**Page** 


•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Changed Thermal Information table	5
•	Added ESD warning	9


Submit Documentation Feedback



## 5 Pin Configuration and Functions

J, W, DB, DW, N, NS, or PW Packages 20-Pin CDIP, CFP, SSOP, SOIC, PDIP, SO, or TSSOP Top View





#### Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1 <del>OE</del>	I	Output enable
2	1A1	I	Input
3	2Y4	0	Output
4	1A2	ļ	Input
5	2Y3	0	Output
6	1A3	I	Input
7	2Y2	0	Output
8	1A4	ļ	Input
9	2Y1	0	Output
10	GND	_	Ground
11	2A1	Į	Input
12	1Y4	0	Output
13	2A2	I	Input
14	1Y3	0	Output
15	2A3	I	Input
16	1Y2	0	Output
17	2A4	I	Input
18	1Y1	0	Output
19	2OE	I	Output enable
20	V <sub>CC</sub>	_	Power pin



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		-0.5	7	V
$I_{IK}$	Input clamp current <sup>(2)</sup>	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±35	mA
	Continuous channel current through V <sub>CC</sub> or GND			±70	mA
$T_J$	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature	·	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
SN74HC	T244 in DB, DW, N, NS, o	r PW package		
\/	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
SN54HC	T244 in J, W, or FK packa	age		
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM)	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8	V
VI	Input voltage		0		$V_{CC}$	V
Vo	Output voltage		0		$V_{CC}$	V
Δt/Δν	Input transition rise and fall time				500	ns
_		SN54HCT244	<b>-</b> 55		125	°C
IA	Operating free-air temperature	SN74HCT244	-40		85	30

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the *Implications of Slow or Floating CMOS Inputs* application report.

Submit Documentation Feedback

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

			5	N74HCT244	•		
	THERMAL METRIC <sup>(1)</sup>	DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89.4	76.6	44.8	71.8	97.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50.8	42.1	30.9	38.1	32.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.5	44.5	25.7	39.2	49.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	16.9	15.9	16.3	14.9	1.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.1	44	25.6	38.8	47.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP	MAX	UNIT
			$T_A = 25^{\circ}C$		4.4	4.499		
		$I_{OH} = -20 \mu A$	SN54HCT244		4.4			
N/	., .,		SN74HCT244	4.5 V	4.4			V
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$		T <sub>A</sub> = 25°C	4.5 V	3.98	4.3		V
		$I_{OH} = -6 \text{ mA}$	SN54HCT244		3.7			
			SN74HCT244		3.84			
			T <sub>A</sub> = 25°C			0.001	0.1	
	$V_{I} = V_{IH}$ or $V_{IL}$	$I_{OL} = 20 \mu A$	SN54HCT244				0.1	
V <sub>OL</sub>			SN74HCT244	4.5 V			0.1	V
	VI = VIH OI VIL		$T_A = 25^{\circ}C$	4.5 V		0.17	0.26	V
		$I_{OL} = 6 \text{ mA}$	SN54HCT244				0.4	
			SN74HCT244				0.33	
			$T_A = 25$ °C			±0.1	±100	
II	$V_I = V_{CC}$ or 0	SN54HCT244	5.5 V			±1000	nA	
		SN74HCT244					±1000	
	$V_O = V_{CC}$ or 0,	$T_A = 25^{\circ}C$				±0.01	±0.5	
I <sub>OZ</sub>	$V_I = V_{IH}$ or $V_{IL}$	SN54HCT244		5.5 V			±10	μΑ
		SN74HCT244					±5	
	\/ \/ \ 0	$T_A = 25^{\circ}C$					8	
I <sub>CC</sub>	$V_I = V_{CC}$ or 0, $I_O = 0$	SN54HCT244		5.5 V			160	μΑ
	o a a a a a a a a a a a a a a a a a a a	SN74HCT244					80	
	One input at 0.5 V	$T_A = 25^{\circ}C$				1.4	2.4	
$\Delta I_{CC}^{(1)}$	or 2.4 V, Other inputs at 0 or	SN54HCT244		5.5 V			3	mA
	V <sub>CC</sub>	SN74HCT244					2.9	
	T <sub>A</sub> = 25°C			45.77		3	10	
C <sub>i</sub>	SN54HCT244			4.5 V to 5.5 V			10	pF
	SN74HCT244			0.0			10	

<sup>(1)</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or  $V_{CC}$ .



## 6.6 Switching Characteristics: $C_L = 50 pF$

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	TEST CONDITIONS	MIN	TYP	MAX	UNIT						
				T <sub>A</sub> = 25°C		15	28							
			4.5 V	SN54HCT244			42							
	^	V		Υ	V		.,			SN74HCT244			35	
t <sub>pd</sub>	A	Y		T <sub>A</sub> = 25°C		13	25	ns						
			5.5 V	SN54HCT244			38							
				SN74HCT244			32							
				T <sub>A</sub> = 25°C		21	35							
			4.5 V	SN54HCT244			53							
	ŌĒ	Y		SN74HCT244			44							
t <sub>en</sub>			Y		T <sub>A</sub> = 25°C		19	32	ns					
			5.5 V	SN54HCT244			48							
				SN74HCT244			40							
			4.5 V	T <sub>A</sub> = 25°C		19	35	ns						
				SN54HCT244			53							
<u>.</u>	ŌĒ	Y		SN74HCT244			44							
t <sub>dis</sub>	OE	Y		T <sub>A</sub> = 25°C		18	32							
			5.5 V	SN54HCT244			48							
				SN74HCT244			40							
				T <sub>A</sub> = 25°C		8	12							
			4.5 V	SN54HCT244			18							
		V		SN74HCT244			15							
t <sub>t</sub>		Y	Y 5.5 V	T <sub>A</sub> = 25°C		7	11	ns						
				SN54HCT244			16							
				SN74HCT244			14							

## 6.7 Switching Characteristics: $C_L = 150 pF$

over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				T <sub>A</sub> = 25°C		21	45	
			4.5 V	SN54HCT244			68	
t <sub>pd</sub>	Δ.	V		SN74HCT244			56	
	А	Y	5.5 V	T <sub>A</sub> = 25°C		18	40	ns
				SN54HCT244			61	
				SN74HCT244			51	
			4.5 V	T <sub>A</sub> = 25°C		25	52	ns
				SN54HCT244			79	
	<del></del>	V		SN74HCT244			65	
ten	OE	<del>OE</del> Y	5.5 V	T <sub>A</sub> = 25°C		22	47	
				SN54HCT244			71	
				SN74HCT244			59	

Submit Documentation Feedback

Copyright © 2003–2016, Texas Instruments Incorporated



## Switching Characteristics: $C_L = 150 pF$ (continued)

over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>cc</sub>	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
				$T_A = 25^{\circ}C$		17	42			
			4.5 V	SN54HCT244			63			
_		Υ		SN74HCT244			53			
L <sub>t</sub>			5.	<b>.</b>		T <sub>A</sub> = 25°C		14	38	ns
				5.5 V	SN54HCT244			57		
				SN74HCT244			48			

## 6.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance per buffer or driver	No load	40	pF

## 6.9 Typical Characteristics






Figure 1. Enable Time vs V<sub>CC</sub>




### 7 Parameter Measurement Information




PARA	METER	RL	CL	S1	S2	
t <sub>en</sub>	tPZH	1 kΩ	50 pF or	Open	Closed	
	tPZL	1 K22	150 pF	Closed	Open	
4	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed	
<sup>t</sup> dis	tPLZ	1 K22	30 pr	Closed	Open	
t <sub>pd</sub> or	t <sub>t</sub>	_	50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>I</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6 ns$ ,  $t_f = 6 ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



### 8 Detailed Description

#### 8.1 Overview

The SNx4HCT244 device is organized as two 4-bit buffers and line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  must be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 8.2 Functional Block Diagram




Figure 3. Logic Diagram (Positive Logic)

The SN74HCT244 device can drive up to 15 LSTTL loads. This device has low power consumption of 80- $\mu$ A I<sub>CC</sub>. The SN74HCT244 also has 3 state outputs that allow the outputs to go to high impedance, low or high.

### 8.4 Device Functional Modes

8.3 Feature Description

Table 1 lists the functions of the SNx4HC244.

**Table 1. Function Table** 

INP	UTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	X	Z



## 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74HC244 is a high-drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Application Schematic

### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in Recommended Operating Conditions.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in Recommended Operating Conditions.
- 2. Recommend output conditions:
  - Load currents must not exceed the I<sub>O</sub> maximum per output and must not exceed the continuous current through V<sub>CC</sub> or GND total current for the part. These limits are located in *Absolute Maximum Ratings*.
  - Outputs must not be pulled above V<sub>CC</sub>.

Submit Documentation Feedback



## **Typical Application (continued)**

#### 9.2.3 Application Curve




Figure 5. Propagation Delay vs V<sub>CC</sub>

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- $\mu$ F capacitor. If there are multiple  $V_{CC}$  terminals, then TI recommends 0.01- $\mu$ F or 0.022- $\mu$ F capacitors for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

#### 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input and gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient.

### 11.2 Layout Example



Figure 6. Layout Diagram



## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

#### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HCT244	Click here	Click here	Click here	Click here	Click here
SN74HCT244	Click here	Click here	Click here	Click here	Click here

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





24-Aug-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)					(2)	(6)	(3)		(4/5)	
5962-8513001VRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8513001VR A SNV54HCT244J	Sample
5962-8513001VSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Dkg Type	-55 to 125	5962-8513001VS	
5902-8513001V5A	ACTIVE	CFP	VV	20	'	IBD	A42	N / A for Pkg Type	-55 (0 125	5962-6513001VS A SNV54HCT244W	Sample
054000404	4.OTI) (F	1.000	FIL			TDD	DOOT DI ATE	NI/A C DI T	FF / 10F		
85130012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	85130012A SNJ54HCT 244FK	Samples
8513001RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8513001RA SNJ54HCT244J	Samples
JM38510/65755B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 65755B2A	Samples
JM38510/65755BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65755BRA	Samples
M38510/65755B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 65755B2A	Samples
M38510/65755BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 65755BRA	Samples
SN54HCT244J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54HCT244J	Samples
SN74HCT244DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples



## **PACKAGE OPTION ADDENDUM**

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT244N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT244N	Samples
SN74HCT244NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT244N	Samples
SN74HCT244NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT244	Samples
SN74HCT244PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SN74HCT244PWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT244	Samples
SNJ54HCT244FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	85130012A SNJ54HCT 244FK	Samples
SNJ54HCT244J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8513001RA SNJ54HCT244J	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

## PACKAGE OPTION ADDENDUM



24-Aug-2018

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HCT244, SN54HCT244-SP, SN74HCT244:

Catalog: SN74HCT244, SN54HCT244

Automotive: SN74HCT244-Q1, SN74HCT244-Q1

● Enhanced Product: SN74HCT244-EP, SN74HCT244-EP

Military: SN54HCT244

Space: SN54HCT244-SP

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



## **PACKAGE OPTION ADDENDUM**

24-Aug-2018

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2018


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT244DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT244DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74HCT244NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT244PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HCT244PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 12-Jul-2018



\*All dimensions are nominal

7 til diffictioiono are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT244DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74HCT244DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HCT244NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74HCT244PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74HCT244PWT	TSSOP	PW	20	250	367.0	367.0	38.0

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

  D. Index point is provided on cap for terminal identification only.

  E. Falls within Mil—Std 1835 GDFP2—F20



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.