SN54251, SN54LS251 SN54S251, SN74251, SN74LS251, (TIM9905), SN74S251 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SDLS085 – DECEMBER 1972 – REVISED MARCH 1988

- Three-State Versions of '151, 'LS151, 'S151
- Three-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Permit Multiplexing from N-lines to One Line
- Complementary Outputs Provide True and Inverted Data
- Fully Compatible with Most TTL Circuits

TYPE	MAX NO. OF COMMON OUTPUTS	TYPICAL AVG PROP DELAY TIME (D TO Y)	TYPICAL POWER DISSIPATION
SN54251	49	17 ns	250 mW
SN74251	129	17 ns	250 mW
SN54LS251	49	17 ns	35 mW
SN74LS251	129	17 ns	35 mW
SN54S251	39	8 ns	275 mW
SN74S251	129	8 ns	275 mW

description


These monolithic data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources and feature a strobe-controlled threestate output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the 'average output disable time is shorter than the average output enable time. The SN54251 and SN74251 have output clamp diodes to attenuate reflections on the bus line. SN54251, SN54LS251, SN54S251...J OR W PACKAGE SN74251...N PACKAGE SN74LS251, SN74S251...D OR N PACKAGE (TOP VIEW)

D3 [] D2 [] D1 [] D0 Y [] GND [] GND []	1 2 3 4 5 6 7 8	16 15 14 13 12 11 10 9	V _{CC} D4 D5 D6 D7 A B C

SN54LS251, SN54S251 . . . FK PACKAGE

(TOP VIEW)



NC - No internal connection

FU	INC.	TION	TAB	LE

	11	ουτ	PUTS		
SELECT			ENABLE		
С	8	A	ច	•	W
х	х	х	н	z	Z
L.	L	L	L	DO	DO
L	L	н	L	D1	Dī
L ¹	н	L	L	D2	D2
L	н	н	L	D3	D3
н	L	L	ι	D4	D4
н	L	н] ι	D5	D5
н	н	L	ι	D6	D6
н	н	н	L	07	D7

H = high logic level, L = tow togic level X = irrelevant, Z = high impedance (off)


D0, D1 . . . D7 = the level of the respective D input

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54251, SN54LS251 SN54S251, SN74251, SN74LS251, (TIM9905), SN74S251 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

logic diagram (positive logic)



logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



SN54251 SN74251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage	
Off-state output voltage	
Operating free-air temperature range: SN54251	-55° C to 125° C
SN74251	\cdots 0° C to 70° C
Storage temperature range	-65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54251					UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-2			-5.2	mA
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	түр‡	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN$, $I_I = -12 \text{ mA}$			-1.5	V
Vон	High-level output voltage	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} = MAX$	2.4	3.2		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	v
loz	Off-state (high-impedance-state) output current	$V_{CC} = MAX$, $V_O = 2.4 V$ $V_{IH} = 2 V$ $V_O = 0.4 V$			40 -40	μА
vo	Output clamp voltage	V _{CC} = MAX, I _O = -12 m V _{IH} = 4.5 V I _O = 12 mA		V	1.5 CC+1.5	v
Ϊį	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1	mA
hн	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40	μA
41	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA
los	Short-circuit output current §	V _{CC} = MAX	-18		-55	mA
ICC	Supply current	V _{CC} = MAX, All inputs at 4.5 All outputs open	V,	38	62	mA

[†]For conditions shown as M1N or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§Not more than one output should be shorted at a time.



SN54251 SN74251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 – DECEMBER 1972 – REVISED MARCH 1988

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT	
^t PLH	A, B, or C	· Y			29	45		
^t PHL	(4 levels)				28	45	ns	
<u>ም</u> ርዘ	A, B, or C	w	-		20	33	ns	
^t ΡHL	(3 levels)				21	33] ""	
ሞLH	Any D	Y CL = 50 pF, RL = 400 Ω, W See Note 2	C 50 - 5	C: - 50 - 5		17	28	ns
ዋዘL				18	28	115		
tPLH	Any D		1		10	15	ns	
ΦHL		1	See Note 2		9	15	1 ¹¹³	
^t PZH	ē .	Y			17	27		
^t PZL	G	T T			26	40	ns	
tPZH	Ĝ	w			17	27		
tPZL	9	**			24	40	ns	
, tPHZ	Ğ	Y	Cլ = 5 pF,		5	8	ns	
^t PLZ					15	23		
tPHZ	G	w	- RL = 400 Ω, See Note 2		5	8		
tPLZ	6	44	See Note 2		15	23	ns	

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

[†]tPLH = Propagation delay time, low-to-high-level output

tPHL = Propagation delay time, high-to-low-level output

tPZH = Output enable time to high level


tpzL = Output enable time to low level


tPHZ = Output disable time from high level

tpLZ = Output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs







SN54LS251 SN74LS251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 – DECEMBER 1972 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) 7 Input voltage 7	
Off-state output voltage	5 V
Operating free-air temperature range: SN54LS251	°C
Storage temperature range	°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		S	SN54LS251			SN74LS251			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.7			0.8	V	
ЮН	High-level output current			- 1			- 2.6	mA	
IOL	Low-level output current			4			8	mA	
TA	Operating free-air temperature	55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEAT OON	DITIONOT		S	N54LS2	51	S	51	UNIT	
PARAMETER		TEST CON	TEST CONDITIONS [†]			TYP ‡	MAX	MIN	TYP‡	MAX	
VIK	V _{CC} = MIN,	l ₁ = - 18 mA					- 1.5			- 1.5	V
v _{он}	V _{CC} = MIN, I _{OH} = MAX	V _{IH} = 2 V,	VIL = MAX		2.4	3.4		2.4	3.1		v
V	V _{CC} = MIN,	V _{1H} = 2 V,		lOL = 4 mA	1	0.25	0.4	1	. 0.25	0.4	v
VOL	VIL = MAX			10L = 8 mA					0.35	0.5	ľ
1	VMAX	N = 2 N		V _O ≠ 2.7 V			20			20	μA
loz	V _{CC} = MAX,	V[H - 2 V		V _O = 0.4 V			20			- 20	μm
4	$V_{CC} = MAX,$	V ₁ = 7 V					0.1			0.1	mA
Чн	V _{CC} = MAX,	V ₁ = 2.7 V					20			20	μA
L. Enable G	V _{CC} = MAX,	$\lambda = 0.4$					- 0.2			- 0.2	mA
IL All other	VCC - MAA,	V] = 0.4					- 0.4			- 0.4	
IOS§	V _{CC} = MAX				- 30		- 130	- 30		- 130	mA
				Condition A		6.1	10		6.1	10	mA
'cc	V _{CC} ≖ MAX,	See Note 3		Condition B		7.1	12		7.1	12	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ‡ All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

So t more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: I_{CC} is measured with the outputs open and all data and select inputs at 4.5 V under the following conditions:

A. Enable grounded.

B. Strobe at 4.5 V.



SN54LS251 SN74LS251, (TIM9905), DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 – DECEMBER 1972 – REVISED MARCH 1988

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPLH	A, B, or C	Y		29	45	
tPHL .	(4 levels)	T		28	45	ns
^t PLH	A, B, or C	w		20.	33	
tPHL.	(3 levels)			. 21	33	ns
<u>ም</u> ርዘ	Any D	Y	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$	17	28	
ΦΗL				18	28	ns
^t ዎLH	Any D	w		10	15	ns
tPHL]. (iii) (iii)		See Note 2	9	15	115
^t PZH	G	Y		30	45	ns
tPZL]			26	40	
tPZH	G	w		17	27	ns
^t PZL	1		C _L = 5 pF, R _L = 2 kΩ, See Note 2	24	40	1 115
^t PHZ	Ğ	Y		30	45	ns
^t PLZ				15	25	1 113
tPHZ	Ğ	w		37	55	ns
^t PLZ	Ī			15	25	

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

[†]tp_{LH} = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

tpzH = Output enable time to high level


tpZL = Output enable time to low level

tPHZ = Output disable time from high level

tpLZ = Output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs





SN54S251 SN74S251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 - DECEMBER 1972 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .									•							7 V
Input voltage				 	 •				•	•	•	•	•			5.5 V
Off-state output voltage				 •		•				•		•			•	5.5 V
Operating free-air temperature range:	SN54S251	•								-			-5	5°C	to	125°C
· · · · · · · · · · · · · · · · · · ·	SN74S251			 		•							•	0°	C t	o 70°C
Storage temperature range			• •				•		•	•			-6	5°C	to:	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	S	N54S25	51	5	N74S2	51,	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		_	-2			-6.5	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS	•	MIN	TYP [‡]	MAX	UNIT
⊻ін	High-level input voltage			····		2			V
VIL	Low-level input voltage							0.8	V
Viк	Input clamp voltage	V _{CC} = MIN,	1	= −18 mA				-1.2	V
N		V _{CC} = MIN,	VI	H = 2 V,	SN545'	2.4	3.4		v
VOH	High-level output voltage	V _{IL} = 0.8 V,	10	H = MAX	SN745'	2.4	3.2		Ň
		V _{CC} = MIN,	VI	_H = 2 V,				0.5	v
VOL	Low-level output voltage	V _{1L} = 0.8 V,	10	L = 20 mA				0.5	v
		V _{CC} = MAX,		Vo = 2.4 V	*	1		50	
IOZ	Off-state (high-impedance-state) output current	V _{IH} = 2 V		V _O = 0.5 V	•			-50	μA
4	Input current at maximum input voltage	V _{CC} = MAX,	VI	= 5.5 V		1		1	mA
Чн	High-level input current	V _{CC} = MAX,	VI	= 2.7 V	<u></u>			50	μA
46	Low-level input current	V _{CC} = MAX,	VI	= 0.5 V				-2	mA .
los	Short-circuit output current §	V _{CC} = MAX			•••••	-40		-100	mA
		V _{CC} = MAX,	All	inputs at 4.5 V,		1	55	85	~ ^
lcc	Supply current	All outputs ope	n			1	55	60	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



SN54S251 SN74S251, DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SDLS085 – DECEMBER 1972 – REVISED MARCH 1988

PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN T	YP	MAX	UNIT
^t ዎLH	A, B, or C	Y			12	18	ns
tPHL	(4 levels)	r .			3	19.5] "*
tΡLΗ	A, B, or C	w	CL = 15 pF,		0	15	ns
tPHL.	(3 tevels)		RL = 280 Ω,		9	13.5	1
^t PLH	Any D	Y	See Note 2		8	12	ns
^t PHL		'			8	12	
^t PLH	Any D	w		4	.5	7	ns
tPHL.				4	.5	7	
^t PZH	G	Y	CL = 50 pF,		13	19.5	ns
tPZL					14	21] ""
tpzh	G	w	See Note 2		13	19.5	ns
^t PZL		vv	See Note 2		4	21	
^t PHZ	ā	Y	С _L = 5 pF,	ę	.5	8.5	ns
tPLZ	- G		_		9	14	
tPHZ	G	w		5	.5	8.5	ns
tPLZ			See NULE 2		9	14	י" ך

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

[†]tpLH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

tpzH = Output enable time to high level


tpzt = Output enable time to low level


tPHZ = Output disable time from high level

tpLZ = Output disable time from low level

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs









24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
7601601EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601EA SNJ54LS251J	Samples
7601601FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W	Samples
7601601FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W	Samples
JM38510/30905BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30905BEA	Samples
JM38510/30905BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30905BEA	Samples
M38510/30905BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30905BEA	Samples
M38510/30905BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30905BEA	Samples
SN54LS251J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS251J	Samples
SN54LS251J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS251J	Samples
SN74LS251D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS251	Samples
SN74LS251D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS251	Samples
SN74LS251DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS251	Samples
SN74LS251DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS251	Samples
SN74LS251N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS251N	Samples
SN74LS251N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS251N	Samples
SN74LS251NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS251N	Samples
SN74LS251NE4	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS251N	Samples



24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LS251NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	(4/5) 74LS251	Samples
SN74LS251NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS251	Samples
SNJ54LS251FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 251FK	Samples
SNJ54LS251FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 251FK	Samples
SNJ54LS251J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601EA SNJ54LS251J	Samples
SNJ54LS251J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601EA SNJ54LS251J	Samples
SNJ54LS251W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W	Samples
SNJ54LS251W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7601601FA SNJ54LS251W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

24-Aug-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS251, SN74LS251 :

- Catalog: SN74LS251
- Military: SN54LS251

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS251DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS251DR	SOIC	D	16	2500	333.2	345.9	28.6

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated